The HI-3282A is a silicon gate CMOS device for interfacing the ARINC 429 serial data bus to a 16-bit parallel data bus. Two receivers and an independent transmitter are provided. The receiver input circuitry and logic are designed to meet the ARINC 429 specifications for loading, level detection, timing, and protocol. The transmitter section provides the ARINC 429 communication protocol. Additional interface circuitry such as the Holt HI-8596 or HI-8597 is required to translate the transmitter’s 3.3 volt logic outputs to ARINC 429 drive levels.

The 16-bit parallel data bus exchanges the 32-bit ARINC data word in two steps when either loading the transmitter or interrogating the receivers. The data bus interfaces with 3.3V logic.

Timing of all the circuitry begins with the master clock input, CLK. For ARINC 429 applications, the master clock frequency is 1 MHz.

Each independent receiver monitors the data stream with a sampling rate 10 times the data rate. The sampling rate is software selectable at either 1MHz or 125KHz. The results of a parity check are available as the 32nd ARINC bit.

The transmitter has a First In, First Out (FIFO) memory to store 8 ARINC words for transmission. The data rate of the transmitter is software selectable by dividing the master clock, CLK, by either 10 or 80. The master clock is used to set the timing of the ARINC transmission within the required resolution.



  • ARINC specification 429 compatible
  • Low power, single 3.3 volt supply
  • Compatible with Industry-standard alternate parts
  • Small footprint 44-pin PQFP package option
  • 16-Bit parallel data bus
  • Direct receiver interface to ARINC bus
  • Timing control 10 times the data rate
  • Selectable data clocks
  • Automatic transmitter data timing
  • Self test mode
  • Parity functions
  • Industrial & extended temperature ranges



  • Avionics data communication
  • Serial to parallel conversion
  • Parallel to serial conversion