HOLT INC.
INTEGRATED CIRCUITS

Holt Integrated Circuits
Device Reliability Report

For

First Quarter 2011

06/30/2011

Document Number: QR-1120, Revision 1.0

Approved by:

Scott Paladichuk
Director of Quality

□ 23351 Madero □ Mission Viejo, CA 92691 □ Tel: 949.859.8800 □

The Reliability and Quality Program

Introduction

This report summarizes Holt Integrated Circuits Product Reliability & Quality. To ensure that the highest possible product reliability standards are achieved and sustained, Holt Integrated Circuits maintains an active Product Reliability Monitoring Program. Reliability is defined as product performance to specification over time in response to specified environmental stress conditions. The goal of our reliability program is to be able to provide our customers insight into the robustness of the product being evaluated.

Reliability Qualification Program

The qualifications of new wafer process, packages, and devices are designed to ensure that products meet the internal requirements of Holt Integrated Circuits specification QSP-4.10.105 “Product Qualification Procedure” before transfer to production. The reliability stress tests are conducted in accordance to the conditions given in Table 1 – Table 3.

Reliability Monitor Program

Each quarter, Holt selects a set of representative products and subjects them to the stress tests previously used for their reliability qualification. These products are selected using criteria that include volume, complexity, assembly source, and specific customer requirements. The testing in Table 4 – Table 5 is performed to ensure that the reliability of a technology continues to meet its initial qualification specifications. This data is accumulated over several quarters to determine reliability trends in fab technologies, design rules, and assembly processes. Additionally, this data allows customers to predict the expected reliability performance of their overall system.

Additional Qualification Data

Qualification by Similarity (QBS): These are general guidelines for a product using the similar/same materials and processing since they most likely will contain the same level of random defects regardless of the final product. Product to product differences such as lead count and or die dimensions vs. package dimensions are addressed by selecting the 'worst case' package (with respect to these attributes).

Average Outgoing Quality Program

Average Outgoing Quality (AOQ)

Three elements of product quality are reported – manufacturing quality, electrical quality, and mechanical/visual quality. Any failures drive corrective actions and process/product improvements.

Manufacturing Quality is estimated by measuring early life failure rates from ≤ 168hrs of HTOL derived from product and product monitor results.

Electrical Quality is measured by taking a sample (monitor) of production parts and retesting the sample to the datasheet limits. This sample method identifies defects introduced at the test process step or that have escaped the test process.

Visual/Mechanical Quality is estimated by sample inspection of the completed product prior to final pack. Inspection items cover a broad range and include mark, count, label, moisture barrier bag visual, lead location, part placement, and many other general workmanship items required for customer satisfaction.

Average Outgoing Quality Data

Results Manufacturing AOQ

Figure 1 – HTOL - Early Life Failure Rate AOQ for Q1 2009 – Q1 2011

Technology	Number of Units Tested	Equivalent Device Hours at 55°C	Failure	FIT [(a)]	FIT Goal
4.0um CMOS	135250	6.22E+09	83	13.8	<60
1.5um CMOS	19539	4.53E+08	13	32.2	<60
0.8um CMOS	2,522	5.85E+07	5	107.6	<200
0.6um CMOS[(b)]	5,717	1.30E+08	0	6.9	<200
0.35um CMOS	585	1.36E+07	0	67.5	<200

Note: **a.** FIT is calculated based on 0.8ev, 60%C.L. and T_j of 55°C
b. The FIT rate for this process is based on foundry process monitoring data and ongoing reliability monitoring

Results Electrical and Mechanical/Visual AOQ

Figure 2 – Electrical AOQ



Figure 3 – Visual & Mechanical AOQ



Product Qualification

Table 1 – Wafer Process Qualification

Reliability Test	Test Conditions	Industry Standard	Accept Criteria Fail/SS
High Temperature Operating Life (HTOL)	Static Operating Condition, Tj ≥+125 °C, Vcc ≥ Vccmax, 168, 500, & 1000 Hrs	JESD22-A108	0/45
Highly-Accelerated Stress Test (HAST)	+130 °C 85%RH, 2atm, 96 Hrs. Biased, Vccmax	JESD22-A110	0/45
Temperature Cycle (TC)	-65°C to +150 °C, 500 & 1000 cycles	JESD22-A104	0/45
Autoclave	+121 °C 100%RH, 2atm, 96 Hrs. Unbiased	JESD22-A102	0/45
High Temperature Storage Life (HTS)	Ta ≥+150°C, 500 & 1000 Hrs.	JESD22-A103	0/45

Table 2 – Nonhermetic Package/Assembly Qualification

Reliability Test	Test Conditions	Industry Standard	Accept Criteria Fail/SS
MSL Preconditioning	IPC/JEDEC J-STD-020	JESD22-A113	Classification
Holt Plastic Package Qual	Holt Specification	AN-400	0/3
Highly-Accelerated Stress Test (HAST)	+130 °C, 85%RH, 2atm, 96 Hrs. Biased, Vccmax	JESD22-A110	0/45
Temperature Cycle (TC)	-65°C to +150 °C, 500 & 1000 cycles	JESD22-A104	0/45
Autoclave	+121 °C 100%RH, 2atm, 96 Hrs. Unbiased	JESD22-A102	0/45
High Temperature Storage Life (HTS)	Ta ≥+150°C, 500 & 1000 Hrs.	JESD22-A103	0/45

Notes: Package preconditioning is performed prior to HAST, TC, Autoclave, and HTS tests

Table 3 – Device Qualification

Reliability Test	Test Conditions	Industry Standard	Accept Criteria Fail/SS
High Temperature Operating Life (HTOL)	Static Operating Condition, Tj ≥+125 °C, Vcc ≥ Vccmax, 168, 500, & 1000 Hrs	JESD22-A108	0/45
Electrostatic Discharge Human Body Model (ESD_HBM)	Ta =+25°C	JESD22-A114	Classification
Latch-up (LU)	Current Injection, ±100mA	JESD78	0/6
Lightning Induced Transient Susceptibility[(a)]	Pin Injection, Level 3, WF 3, 4, 5B	RTCA/DO-160F Section 22	Classification

Note: a. This test only applies to products described in Holt Application Note AN-300

Reliability Monitor Program

Table 4 – Wafer Process Monitor

Reliability Test	Test Conditions	Industry Standard	SS/Process Family/Quarter
High Temperature Operating Life (HTOL)	Static Operating Condition, Tj ≥+125 °C, Vcc ≥ Vccmax, 168, 500, & 1000 Hrs	JESD22-A108	45

Table 5 – Package/Assembly Monitor

Reliability Test	Test Conditions	Industry Standard	SS/Pkg Family/Quarter
Highly-Accelerated Stress Test (HAST)	+130 °C, 85%RH, 2atm, 96 Hrs. Biased, Vccmax	JESD22-A110	45
Temperature Cycle (TC)	-65°C to +150 °C, 500 & 1000 cycles	JESD22-A104	45
Autoclave	+121 °C 100%RH, 2atm, 96 Hrs. Unbiased	JESD22-A102	45
High Temperature Storage Life (HTS)	Ta ≥+150°C, 500 & 1000 Hrs.	JESD22-A103	45

Note: Package preconditioning is performed prior to HAST, TC, Autoclave, and HTS tests

Q1 2011 Reliability Monitor Data

See Table 8 – Table 14 for Cumulative Data

Table 6 – Test Results for Q1 2011 Reliability Process Monitor

Reliability Test	4.0um CMOS		1.5um CMOS		0.8um CMOS		0.6um CMOS	
	Sample Size	Failure	Sample Size	Failure	Sample Size	Failure	Sample Size	Failure
High Temperature Operating Life (HTOL)	60	0	45	0	50	0	50	0

Table 7 – Test Results for Q1 2011 Reliability Package Monitor

Reliability Test	SOIC- 16HN		TQFP-64PQS		QFN-44PCS		LQFP-44PTQS	
	Sample Size	Failure	Sample Size	Failure	Sample Size	Failure	Sample Size	Failure
High Accelerated Stress Test (HAST)	60	0	45	0	0	0	45	0
Temperature Cycle (TC)	50	0	45	0	45	0	45	0
Autoclave	45	0	45	0	45	0	45	0
High Temperature Storage (HTS)	45	0	45	0	45	0	45	0

Data Summaries for Q1 2001 – Q1 2011

Results by Process Technology

Table 8 – HTOL Results by Process

Technology	Number of Units Tested	Equivalent Device Hours at 55°C	Failure	FIT [(a)]	MTBF[(b)]
4.0um CMOS	3061	4.21E+08	1	4.8	2.08E+08
1.5um CMOS	1969	3.43E+08	1	5.9	1.70E+08
0.8um CMOS	1212	2.21E+08	0	4.2	2.41E+08
0.6um CMOS©	2270	3.82E+08	0	2.4	4.17E+08
0.35um CMOS©	1693	2.48E+08	0	3.7	2.71E+08

Note:
a. FIT is calculated based on 0.8ev, 60%C.L. and T_j of 55°C
b. MTBF is calculated as MTBF= 10E+09/FIT Rate.
c. The FIT rate for this process is based foundry process qualification data and ongoing reliability monitoring.

Failure Rate Determination

The Failure Rate is usually expressed in FIT (Failure In Time) units. One FIT means 1 failure per 1 billion device hours.

$$\text{Failure Rate} = \lambda = \frac{\chi^2(\alpha, df)}{2t}$$

Where:
λ = failure rate
χ^2 = Chi-square function
α = (100 – confidence level)/ 100
df = degrees of freedom = 2f + 2
f = number of failures
t = device hours (no. of devices x no. of hours x acceleration factor)

The Acceleration Factor is calculated using the Arrhenius relationship

$$AF = \exp [E_a/k (1/T_1 - 1/T_2)]$$

Where:
E_a = The Activation Energy of the defect mechanism.
K= Boltzmann's constant = 8.62×10^{-5} eV/Kelvin.
T_1 is the operating temperature of the device at use conditions in degrees Kelvin.
T_2 is the operating temperature of the device under stress in degrees Kelvin.

HOLT INC.
INTEGRATED CIRCUITS

Results by Package Type

Table 9 – 8HN, 8HNE, 14HN, 14HNE, 16HN, 16HNE, 16HW, 16HWE, 18HW, 20HW, 20HWE, 24HW, 28HW (SOIC)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	1441	0	0	145,266
Temperature Cycle (TC)	1900	0	0	1,900,000
Autoclave	775	0	0	98,925
High Temperature Storage (HTS)	1216	0	0	1,216,045
Holt Incoming QA Plastic Monitor	3797	0	0	546,768

Table 10 – 20HS, 24HS, 24HT, 38HS (TSSOP)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	450	0	0	43,200
Temperature Cycle (TC)	585	0	0	585,000
Autoclave	315	0	0	34,560
High Temperature Storage (HTS)	420	0	0	420,045
Holt Incoming QA Plastic Monitor	622	0	0	89,568

Table 11 – 20J, 28J, 44J (PLCC)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	2745	0	0	263,520
Temperature Cycle (TC)	2101	0	0	2,101,000
Autoclave	758	1	0.13%	81,408
High Temperature Storage (HTS)	1140	0	0	1,141,013
Holt Incoming QA Plastic Monitor	2761	0	0	397,584

Table 12 – 16PCS, 40PCS, 44PCS, 64PCS (QFN)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	255	0	0	24,480
Temperature Cycle (TC)	595	0	0	595,000
Autoclave	410	0	0	43,680
High Temperature Storage (HTS)	375	0	0	375,535
Holt Incoming QA Plastic Monitor	459	0	0	66,096

Table 13 – 32PTQS, 44PTQS, 52PTQS, 64PTQS, 100PQS (LQFP)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	900	0	0	93,330
Temperature Cycle (TC)	990	0	0	1,035,000
Autoclave	890	0	0	102,720
High Temperature Storage (HTS)	905	0	0	950,670
Holt Incoming QA Plastic Monitor	888	0	0	127,872

Table 14 – 44PQS, 52PQS, (MQFP)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	675	1	0.15%	64,800
Temperature Cycle (TC)	990	0	0	990,000
Autoclave	270	0	0	25,920
High Temperature Storage (HTS)	395	1	0.25%	395,545
Holt Incoming QA Plastic Monitor	1729	0	0	248,976

Table 15 – 32PQS, 64PQS, (TQFP)

Reliability Test	Number of Units Tested	Failures	Percentage Failures/Total Units x 100	Total Device Hrs/ Cycles
High Accelerated Stress Test (HAST)	45	0	0	4,320
Temperature Cycle (TC)	225	0	0	225,000
Autoclave	235	0	0	22,560
High Temperature Storage (HTS)	225	0	0	225,000
Holt Incoming QA Plastic Monitor	162	0	0	23,328

Revision History

Date	Revision	Comments
06/30/10	1.0	Initial Document